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Execution of Real-Time Prototypes 
Luqi 
Computer Science Department 
Naval Postgraduate School 
Monterey, CA 93943 
ABSTRACT 
PSDL is a language for rapid prototyping, especially for systems with real-
time constraints. This paper briefly introduces prototyping and PSDL, 
and describes how a PSDL prototype can be used to firm up the require-
ments of a software system. A scheme for making PSDL prototypes exe-
cutable is outlined and the required support software is described. 
1. Introduction 
Some important problems facing the computer software industry are achiev-
ing cost effective production of software systems and increasing the quality of 
software products with respect to meeting user requirements. Many software 
development methodologies have been proposed to approach this goal. Most of 
the well-known ones, such as Object Oriented Design (OOD) and the Jackson Sys-
tem Development Method (JSD) depend on the skill of individual designers at the 
level of manual work. These methods are labor intensive, and are too informal to 
guarantee any quality standards for the resulting design. These methods are 
unlikely to lead to any significant improvements in the reliability of software pro-
ducts. 
1 
Newly proposed software tools for software design, such as GENESIS 
[Ramamoorthy 85], SREM [Alford 77], the PAISLey operational approach [Zave 
82], and DIANA [Evans 83] go one step further. Most of them are really software 
development environments consisting of many software tools for computer-aided 
software development. Some of them are designed to fit specific needs, eg. 
DIANA is a tool for the design of Ada systems. Even if we consider only the pro-
totyping aspects of these tools, it is clear that complete automation of software 
development is still a distant goal. Most of these types of tools cannot be 
extended to the point of complete automation because of the lack of mathematical 
formalization in the related theoretical fields of software engineering. 
In the rapid prototyping paradigm, the traditional software life cycle used in 
software design is replaced by a recently proposed alternative life cycle which con-
sists of two phases: rapid prototyping and automatic program generation (Yeh 
84]. Completely automatic generation of programs fr<?m very high level 
specifications is not currently practical. In our approach, program construction is 
speeded up by taking advantage of reusable software components drawn from a 
software base. The aspects of program construction that benefit from mechanical 
assistance are retrievals from the software base, generation of code for intercon-
necting available modules, and static task scheduling. 
A rapid prototype is an executable model or a pilot version of the intended 
system-. The construction activity leading to such a rapid prototype is called rapid 
prototyping [Neumann 82]. The use of rapid prototyping in requirements analysis 
2 
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is described in Figure 1 [Luqi 87 ci]. 













Figure 1 - Process of requirments determination and 
validation by prototyping 
PSDL (Prototype ~ystem Description Lan~uage) has been designed for proto-
typing large software systems at t}a, Univer~ity of rvlinuesota. The language has 
special features particularly appropriate for real time system design. 
PSDL prototypes can be used for requirements analysis and validation. A 
key issue in the design of larg(' software systems is how to meet the requirement~. 
La.ck of a.grePment on th<' requirC'ments as specified by user and analyzed by the 
design<'r usually inc.reasf~s the development costs and causes inconsistencies 
bet.ween the delivered system and user expectations [Yeh 83]. Because the user 
ca.11 usually r~cognizc whether or not a working software system does what is 
nc(•cled, but usually ca.n 't describe the requirements accurately, prototypes are an 
effef'tive means for achi~ving stable and accurate requirements. PSDL prot.otypes 
are CHJ>('cially well suited for this purpose because th<'y are cxcrutahlc and arc con-
structed at. a. specification level with requirements tracing. The prototype is used 
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m an iterative process of negotiation. The user describes the requirements, the 
designer interprets them and builds a prototype, and then asks user to criticize 
the result. The requirement are adjusted based on the feedback from the users 
until both users and designer agree on the requirements. 
Since PSDL was designed together with an associated prototyping methodol-
ogy [Luqi 87b], PSDL prototypes typically have a highly cohesive structure and 
few coupling problems. This structure is suitable for multiple modifications at a 
specification level during the prototyping iterations of the new life cycle. 
The computational model used by PSDL [Luqi 86] consists of basic building 
blocks for describing the abstractions and concepts of a hierarchically structured 
prototype. A PSDL prototype can be constructed through top-down design. The 
PSDL non-procedural control constraints describe and enhance the real-time 
requirements at all layers of the hierarchical prototype. 
The executable PSDL prototype is also used to check real-time requirements 
because the critical timing constraints and the most important concerns, eg. max-
imum execution time, minimum response time, and synchronization are very hard 
to validate without actually constructing a valid schedule and observing the exe-
cution of the prototype. Most real time systems are used to monitor and control 
physical processes external to the computer in the embedded system. The preci-
sion and accuracy requirements in the design of a real time control system compli-
cate the demands on the execution of the designed software system. For these rea-
sons, the design of real time systems imposes a different set of demands. The for-
mal structure specifying the real time constraints in PSDL provides a basis for 
automating the production of code from the formal requirements specifications to 
the underlying programming language. The execution of PSDL prototypes helps 




the components in the prototype will interact with its environment in a way that 
meets the timing constraints of the system as a whole. This is important because 
making a production quality implementation is very expensive, so that it is neces-
sary to check that a design is feasible by using an inexpensive prototype before 
committing significant resources to an implementation. 
PSDL is a language for describing prototypes of large software systems with 
real-time constraints [Luqi 86]. Such systems are modeled in PSDL as networks of 
operators communicating via data streams. The data streams can carry data 
values of an abstract data type [Guttag 78] as well as tokens representing excep-
tion conditions. Each type or operator is either composite or atomic. Composite 
operators are implemented by decomposing them into networks of more primitive 
operators using PSDL. Atomic operators are realized by retrieving an implemen-
tation from a software base [Yeh 84, Roussopoulos 85] containing reusable 
software components implemented in an underlying programming language. The 
reusable software components in the software base can be written in any general 
purpose programming language, provided that PSDL specifications for each 
module are included. 
2. Prototype Execution 
PSDL prototypes are executable if all required information is supplied [Luqi 
87 d] as indicated in Figure 2, CAPS ( Computer Aided Prototyping System) 
Architecture, and the software base contains both normalized specifications and 
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Figure 2- CAPS Architecture 
To simplify t.h<' dt•srription of the PSDL translator we will assume here that 
Ada [Ada manual} is used for implementing both th<~ reusable components in the 
soft.ware bas<' and the PSDL cx<'cution support environment. The PSDL execu-
t:ion support, system containR a static scheduler, a. translator, and a dynamic 
srheduler. The static sC"hcduler attempts to find a st.atk Hclwdule for the op<'rators 
6 
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with real time constraints. The translator augments the implementations of the 
atomic operators and types with code realizing the data streams and activation 
conditions, resulting in a program in the underlying programming language that 
can be compiled and executed. Execution is under the control of a dynamic 
scheduler, which. also provides facilities for debugging and gathering statistics. 
2.1. Static Scheduler 
The static scheduler analyzes the real time constraints declared in the PSDL 
prototype, and attempts to find a static schedule meeting the timing constraints 
of the time critical operators. The operators that do not have real time constrain ts 
are handled by the dynamic scheduler, as explained in the next section. Time crit-
ical operators are either periodic or sporadic. Sporadic operators are implemented 
by their periodic equivalents. 
The static scheduler partitions the set of periodic operators into non-
overlapping HARMONIC BLOCKS, and constructs a STATIC SCHEDULE for 
each harmonic block. A harmonic block is a set of operators with the following 
properties: 
(1) The periods of all of the operators m the set are exact multiples of the 
BASE PERIOD. 
(2) One of the operators in the set has a pe!iod equal to the base period. 
Harmonic blocks are not automatically disjoint ( contrary to the assumption 
m [Mok 84a]). We have chosen to make them disjoint by placing each operator 
that satisfies the constraints for more than one harmonic block into the block with 
the longest possible base period, since we believe this heuristic will help to ease 
schedule congestion. A static schedule is a table giving the starting times and 
execution times for each operator in a harmonic block, and covers a length of time 
7 
equal to the least common multiple of all the periods in the block. The static 
schedule is constructed using algorithms similar to those of [Mok 84a]. The static 
scheduler uses a set of assumptions about the number and speed of the processors 
available and the cost of interprocessor communication, which· must be provided 
by the designer. 
Note that we treat each harmonic block as an independent scheduling prob-
lem. This is justified by the assumption that there will be at least one physical 
processor for each harmonic block. This assumption is reasonable because any 
schedule containing two operators with relatively prime periods is guaranteed to 
have periodic tight spots due to the beats between the two frequencies, leading to 
low utilization of the scheduled processor. 
Sporadic operators are implemented as their periodic equivalents (Mok 84b]. 
The period P of such an equivalent periodic operator is given by the formula 
P = MIN(mcp, mrt - met) 
where mcp is the MINIMUM CALLING PERIOD, mrt is the MAXIMUM 
RESPONSE TIME, and met is the MAXIMUM EXECUTION TIME. An 
equivalent periodic operator derived in this way has a deadline equal to the max-
imum execution time, which means that it must be scheduled to start at the 
beginning of each period ( although a constant phase shift is allowable). A 
sporadic operator cannot meet its ~iming constraints unless P is greater than the 
maximum execution time of the operator. 
2.2. Translator 
The translator augments the code for the atomic operators to adapt them to 
the context in which they are going to operate. The augmentations have four 
main purposes: to implement PSDL data streams, to implement PSDL 
8 
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conditionals, to implement PSDL timers, and to create exception closures. 
Data streams are implemented using buffers. The buffers are at the receiving 
end of each data stream, and have a capacity of one data item each. The buffer 
for a sampled stream has a flag which is set whenever a new data value is received 
and is cleared whenever the data value is read. This flag is used in controlling 
data driven operators. The buffer for a data fl.ow stream has a similar flag, which 
is set when the queue is full and cleared when it is empty. The difference between 
the two kinds of buffers is that an exception occurs if an attempt is made to write 
into a full data fl.ow buffer or to read. from an empty one, while reading or writing 
a sampled buffer will never cause an exception. The exceptions produced by the 
incorrect use of data flow buffers cause a transfer of control to the PSDL 
debugger. 
PSDL conditionals are implemented using the conditionals of the und~rlying 
programming language. Triggering conditions are implemented by code of the fol-
lowing form: 
IF triggering_ condition THEN operator_ body END 
This is followed by an epilog which clears the input buffers and writes the outputs 
of the operator into the appropriate output buffers. If PSDL output guards are 
present, the output buffer operations are embedded in conditionals of the form 
IF output_guard THEN output_buffer _operation END 
The buffers are instances of a built-in data type which is implemented using a 
standard reusable module written in the underlying programming language. The 
multiple processor version of the PSDL translator uses a buffer type whose primi-
tive operations are embedded in a monitor to provide mutual exclusion. The 
buffers are the only s~urce of potential interference between processes, since all of 
the other data structures are local to a single process. The single processor 
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implementation does not need monitors for the buffers, because a simple imple-
mentation scheme using a single thread of control is most efficient for this case. 
PSDL timers are implemented by a standard library package that communi-
cates with a hardware clock. This package is included in any prototype that uses 
timers. 
An exception closure is a package that handles all of the exceptions that may 
occur inside it. The PSDL translator produces exception closures by augmenting 
the code for atomic operators with handlers for any exceptions they may raise. 
These default handlers catch the exceptions and use the CREATE operation of 
the built-in EXCEPTION data type to create the required exception value, which 
is transmitted along the appropriate output data streams. 
2.3. Dynamic Scheduler 
The dynamic scheduler is a run-time executive with. three main purposes: to 
schedule operators that are not time critical, to provide debugging facilities, and 
to gather statistics about the run-time characteristics of the prototype. In the case 
of a distributed implementation, there is an instance of. the dynamic scheduler 
running on each processor. 
PSDL assumes that time constraints are absolute if they are given. This 
requires the static scheduler _to allocate processor time based on worst case execu-
tion times and firing frequencies. This policy results in plenty of spare processor 
time on the average, because worst case loads tend to be rare. The dynamic 
scheduler uses a simple strategy to utilize this spare capacity for operations that 
are not time critical. 
During each base period the dynamic scheduler invokes the time critical 
operators in the order in which they are scheduled. When it runs out of things to 
10 
do, it checks to see if it has any time left, and if so it picks a non time-critical 
operator to execute. A simple round robin scheduling algorithm is used. Just 
before the end of the base period, the currently running operator is interrupted 
and the resumption point for the operator is saved. The interrupt is given 
sufficiently long before the end of" the base period so that the currently running 
operator will have enough time to get out of any critical sections it may have 
entered. The only critical sections in the system are in the buffering primitives for 
reading values from data streams and writing values into data streams. These 
critical sections are short, and have fixed upper bounds on their execution times. 
The debugging facilities are fairly conventional. Breakpoints can be attached 
to operators, and can be conditional with respect to a PSDL predicate. Selected 
inputs or outputs of an operator can be traced, resulting in a display of the values 
and their associated arrival or departure times. Commands for inserting and delet-
ing values in data streams are provided. The facilities for gathering statistics 
include commands for monitoring both frequencies and timing information. Fre-
quency statistics include the number of values that pass down a data stream, the 
number of times an operation fires, the number of times an exception occurs, etc. 
Timing statistics include minimum, average, standard deviation, and maximum 
times for the execution, response, or interval between firing of an operator. These 
statistics are intended primarily for feasibility and performance studies. 
3. Conclusions 
There are many aspects of software requirements which can be most 
effectively validated by user inspection of a running prototype, such as the 
appropriateness of a given user interface, or the correct description of an existing 
hardware interface. Executing prototypes of the novel or difficult parts of a com-
11 
plicated system can significantly increase the confidence that the system can in 
fact be built, before significant resources have been committed to the development 
effort. Cost estimates can be improved by using a prototype, since the cost of 
designing the intended system is usually proportional to the cost of the rapid pro-
totype. Performance bottlenecks can be found during the execution of the proto-
type by collecting statistics on module execution frequencies. 
Our initial investigation leads us to conclude that an execution support sys-
tem for PSDL is feasible, and that such a software tool is currently the most prac-
tical way to support rapid prototyping for real-time systems. This together with 
the features of PSDL for large scale software design makes PSDL a good candi-
date for inclusion in an advanced Ada programming environment. At the current 
point in time, we have a conceptual design for the PSDL execution support sys-
tem, and the implementation of the PSDL translator is under way. 
The PSDL language, its associated methodology, and programming environ-
ment apply well to the design of Ada software systems. The demand for large 
scale Ada software systems is increasing dramatically. Real time systems have 
particularly strict requirements on accuracy and precision. A rapid prototyping 
environment for creating and modifying an executable prototype is needed. The 
design of PSDL, its prototyping methodology, and the use of reusable components 
from a software base make highly automated software tools practical. An experi-
enced PSDL user should be able to rapidly construct a prototype significantly fas-
ter than an experienced Ada-user. 
The use of PSDL for prototype construction should be much easier and 
simpler than the direct use of Ada. PSDL has selected and transformed all the 
good language features of Ada primitive constructs into a small and a simple set 
of PSDL language constructs which is convenient for the designer. It is simpler to 
12 
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describe the structure of a system and the relation between system components in 
PSDL than in Ada since PSDL allows a designer express his thoughts at a 
specification or a design level. The abstractions of PSDL are tailored to describ-
ing real-time systems, and allow the designer to express his thoughts clearly and 
quickly by eliminating many lower level details from his consideration. The com-
putational model of PSDL forces all interactions between models to be explicit. 
All state variables are local to some component, thus confining the effects of state 
changes. This helps designer understanding by eliminating hidden interactions on 
the large scale, while allowing the efficiencies of imperative programming inside 
individual components. The important points are that the software tools and the 
prototyping methodology of PSDL lead to a well structured prototype and that 
the resulting PSDL prototype is executable. PSDL components can be mapped 
into Ada directly. Ada is a large and powerful programming language. It is a 
good underlying programming or an implementatioD: language for PSDL. How-
ever, it is too hard and too cumbersome to use as a design language. The mapping 
between PSDL and Ada and the use of the reusable Ada components are the keys 
to making PSDL prototypes executable and useful in large Ada projects. 
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Execution of Real-Time Prototypes 
Luqi 
Computer Science Department 
Naval Postgraduate School 
Monterey, CA 93943 
ABSTRACT 
PSDL is a language for rapid prototyping, especially for systems with real-
time constraints. This paper briefly introduces prototyping and PSDL, 
and describes how a PSDL prototype can be used to firm up the require-
ments of a software system. A scheme for making PSDL prototypes exe-
cutable is outlined and the required support software is described. 
1. Introduction 
Some important problems facing the computer software industry are achiev-
ing cost effective production of software systems and increasing the quality of 
software products with respect to meeting user requirements. Many software 
development methodologies have been proposed ~o approach this goal. Most of 
the well-known ones, such as Object Oriented Design (OOD) and the Jackson Sys-
tem Development Method (JSD) depend on the skill of individual designers at the 
level of manual work. These methods are labor intensive, and are too informal to 
guarantee any quality standards for the resulting design ... These methods are 
unlikely to lead to any significant improvements in the reliability of software pro-
ducts. 
1 
Newly proposed software tools for software design, such as GENESIS 
[Ramamoorthy 85], SREM [Alford 77], the PAISLey operational approach [Zave 
82], and DIANA [Evans 83] go one step further. Most of them are really software 
development environments consisting of many software tools for computer-aided 
software development. Some of them are designed to fit specific needs, eg. 
DIANA is a tool for the design of Ada systems. Even if we consider only the pro-
totyping aspects of these tools, it is clear that complete automation of software 
development is still a distant goal. Most of these types of tools cannot be 
extended to the point of complete automation because of the lack of mathematical 
formalization in the related theoretical fields of software engineering. 
In the rapid prototyping paradigm, the traditional software life cycle used in 
software design is replaced by a recently proposed alternative life cycle which con-
sists of two phases: rapid prototyping and automatic program generation [Yeh 
84]. Completely automatic generation of programs from very high level 
specifications is not currently practical. In our approach, program construction is 
speeded up by taking advantage of reusable software components drawn from a 
software base. The aspects of program construction that benefit from mechanical 
assistance are retrievals from the software base, generation of code for intercon-
necting available modules, and static task scheduling. 
A rapid prototype is an executable model or a pilot version-of the intended 
system. The construction activity leading to such a rapid prototype is called rapid 
prototyping [Neumann 82]. The use of rapid prototyping in requirements analysis 
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Figure 1 • Process of requirments determination and 
validation by prototyping 
PSDL (Prototype ~yst.cm Description Language) has been designed for proto-
typing large software systems at the Univen-ity of Minnesota. The language has 
special features particularly appropriate for real time system design. 
PSDL prototypes can be used for requirements analysis and validation. A 
key issue in the design of larg(1 ~oftware systems is how to meet the requirements. 
Lack of agrePment on th<' requirements as specified by user and analyzed by the 
dcsign<'r usually increascH the development costs and causes inconsistencies 
bet.ween the delivered system and · user expectations [Yeh 83]. Because the user 
can usually r<'cognizc whether or not a working software system does what is 
tie('(led, but mmally can't describe the requirements accurately, prototypes are an 
effective means for achiC'ving st.able and accurate requirements. PSDL prototypes 
are CHJ>C'cially well suited for this purpose because they are cxcr.ut.ahlc and ar<' con-
structed at. a specification level with requirements tracing. The prototype is used · 
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in an iterative process of negotiation. The user describes the requirements, the 
designer interprets them and builds a prototype, and then asks user to criticize 
the result. The requirement are adjusted based on the feedback from the users 
until both users and designer agree on the requirements. 
Since PSDL was designed together with an. associated prototyping methodol-
ogy [Luqi 87b], PSDL prototypes typically have a highly cohesive structure and 
few coupling problems. This structure is suitable for multiple modifications at a 
specification level during the prototyping iterations of the new life cycle. 
The computational model used by PSDL [Luqi 86] consists of basic building 
blocks for describing the abstractions and concepts of a hierarchically structured 
prototype. A PSDL prototype can be constructed through top-down design. The 
PSDL non-procedural control constraints describe and enhance the real-time 
requirements at all layers of the hierarchical prototype. 
The executable PSDL prototype is also used to check real-time requirements 
because the critical timing constraints and the most important concerns, eg. max-
imum execution time, minimum response time, and synchronization are very hard 
to validate without actually constructing a valid schedule and observing the exe-
cution of the prototype. Most real time systems are used to monitor and control 
physical processes external to the computer in the embedded system. The preci-
sion and accuracy requirements in the design of a real time control system compli-
cate the demands on the execution of the designed software system. For these rea-
sons, the design of real time systems imposes a different set of demands. The for-
mal structure specifying the real time constraints in PSDL provides a basis for 
automating the production of code from the formal requirements specifications to 
the underlying programming language. The execution of PSDL prototypes helps 
to verify that the design of an embedded system with given timing constraints for 
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the components in the prototype will interact with its environment in a way that 
meets the timing constraints of the system as a whole. This is important because 
making a production quality implementation is very expensive, so that it is neces-
sary to check that a design is feasible by using an inexpensive prototype before 
committing' significant resources to an implementation. 
PSDL is a language for describing prototypes of large software systems with 
real-time constraints [Luqi 86]. Such systems are modeled in PSDL as networks of 
operators communicating via data streams. The data streams can carry data 
values of an abstract data type [Guttag 78] as well as tokens representing excep-
tion conditions. Each type or operator is either composite or atomic. Composite 
operators are implemented by decomposing them into networks of more primitive 
operators using PSDL. Atomic operators are realized by retrieving an implemen-
tation from a software base [Yeh 84, Roussopoulos 85] containing reusable 
software components implemented in an underlying programming language. The 
reusable software components in the software base can be written in any general 
purpose programming language, provided that PSDL specifications for each 
module are included. 
2. Prototype Execution 
PSDL prototypes are executable if all required information is supplied [Luqi 
87 d] as indicated in Figure 2, CAPS ( Computer Aided Prototyping System) 
Architecture, and the software base contains both normalized specifications and 
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Figure2.- CAPS Architecture 
To simplify t.h<' d(-'srription of the PSDL translator we will assume here that 
Ada (Ada manual] is used for implementing both the reu8a.ble components in the 
soft.war(> ba.s<' and the PSDL execution support envirmmwnt. The PSDL execu-
tion support system contains a static sd1t'dul<:'r, a translator, and a dynamic 
srheduler. The static scheduler attempts to find a stat.i<- scll<'dnle for the operators 
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with real time constraints. The translator augments the implementations of the 
atomic operators and types with code realizing the data streams and activation 
conditions, resulting in a program in the underlying programming language that 
can be compiled and executed. Execution is under the control of a dynamic 
scheduler, which also provides facilities for debugging and gathering statistics. 
2.1. Static Scheduler 
The static scheduler analyzes the real time constraints declared in the PSDL 
prototype, and attempts to find a static schedule meeting the timing constraints 
of the time critical operators. The operators that do not have real time constraints 
are handled by the dynamic scheduler, as explained in the next section. Time crit-
ical operators are either periodic or sporadic. Sporadic operators are implemented 
by their periodic equivalents. 
The static scheduler partitions the set of periodic operators into non-
overlapping HARMONIC BLOCKS, and constructs a STATIC SCHEDULE for 
each harmonic block. A harmonic block is a set of operators with the following 
proper;ties: 
(1) The periods of all of the operators in the set are exact multiples of the 
BASE PERIOD. 
(2) One of the operators in the set has a period equal to the base period. 
Hannonic blocks are not automatically disjoint ( contrary to the assumption 
m [Mok 84a]). We have chosen to make them disjoint by placing each operator 
that satisfies the constraints for more than one harmonic block into the block with 
the longest possible base period, since we believe this heuristic will help to ease 
schedule congestion. A static schedule is a table giving the starting times and 
execution times for each operator in a harmonic block, and covers a length of time 
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equal to the least common multiple of all the periods in the block. The static 
schedule is constructed using algorithms similar to those of [Mok 84a]. The static 
scheduler uses a set of assumptions about the number and speed of the processors 
available and the cost of interprocessor communication, which must be provided 
by the designer. 
Note that we treat each harmonic block as an independent scheduling prob-
lem. This is justified by the assumption that there will be at least one physical 
processor for each harmonic block. This assumption is reasonable because any 
schedule containing two operators with relatively prime periods is guaranteed to 
have periodic tight spots due to the beats between the two frequencies, leading to 
low utilization of the scheduled processor. 
Sporadic operators are implemented as their periodic equivalents [Mok 84b]. 
The period P of such an equivalent periodic operator is given by the formula 
P = MIN(mcp, mrt - met) 
where mcp is the MINIMUM CALLING PERIOD, mrt 1s the MAXIMUM 
RESPONSE TIME, and met is the MAXIMUM EXECUTION TIME. An 
equivalent periodic operator derived in this way has a deadline equal to the max-
imum execution time, which means that it must be scheduled to start at the 
beginning of each period ( although a constant phase shift is allowable). A 
sporadic operator cannot meet its timing constraints unless P is greater than the 
maximum execution time of the operator. 
2.2. Translator 
The translator augments the code for the atomic operators to adapt them to 
the context in which they are going to operate. The augmentations have four 
main purposes: to implement PSDL data streams, to imple~ent PSDL 
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conditionals, to implement PSDL timers, and to create exception closures. 
Data streams are implemented using buffers. The buffers are at the receiving 
end of each data stream, and have a capacity of one data item each. The buffer 
for a sampled stream has a flag which is set whenever a new data value is received 
and is cleared whenever the data value is read. This flag is used · in controlling 
data driven operators. The buffer for a data flow stream has a similar flag, which 
is set when the queue is full and cleared when it is empty. The difference between 
the two kinds of buffers is that an exception occurs if an attempt is made to write 
into a full data fl.ow buffer or to read from an empty one, while reading or writing 
a sampled buffer will never cause an exception. The exceptions produced by the 
incorrect use of data flow buffers cause a transfer of control to the PSDL 
debugger. 
PSDL conditionals are implemented using the conditionals of the underlying 
programming language. Triggering conditions are implemented by code of the fol-
lowing form: 
IF triggering_condition THEN operator_ body END 
This is followed by an epilog which clears the input buffers and writes the outputs 
of the operator into the appropriate output buffers. If PSDL output guards are 
present, the output buffer operations are embedded in conditionals of the form 
IF· output _guard THEN output_ buffer_ operation END 
The buffers are instances of a built-in data type which is implemented using a 
standard reusable module written in the underlying programming language. The 
multiple processor version of the PSDL translator uses a buffer type whose primi-
tive operations are embedded in a monitor to provide mutual exclusion. The 
buffers are the only source of potential interference between processes, since all of 
the other data structures are local to a single process. The single processor 
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implementation does not need monitors for the buffers, because a simple imple-
mentation scheme using a single thread of control is most efficient for this case. 
PSDL timers are implemented by a standard library package that communi-
cates with a hardware clock. This package is included in any prototype that uses 
timers. 
An exception closure is a package that handles all of the exceptions that may 
occur inside it. The PSDL translator produces exception closures by augmenting 
the code for atomic operators with handlers for any exceptions they may raise. 
These default handlers catch the exceptions and use the CREATE operation of 
the built-in EXCEPTION data type to create the required exception value, which 
is transmitted along the appropriate output data streams. 
2.3. Dynamic Scheduler 
The dynamic scheduler is a· run-time executive with three main purposes: to 
schedule operators that are not time critical, to provide debugging facilities, and 
to gather statistics about the run-time characteristics of the prototype. In the case 
of a distributed implementation, there is an instance of the dynamic scb.e_duler 
running on each processor. 
PSDL assumes that time constraints are absolute if they are given. This 
requires the static scheduler to allocate ·processor time based on worst case execu-
tion times and firing frequencies. This policy results in plenty of spare processor 
time on the average, because worst case loads tend to be rare. The dynamic 
scheduler uses a simple strategy to utilize this spare capacity for operations that 
are not time critical. 
During each base period the dynamic scheduler invokes the time critical 
· operators in the order in which they are scheduled. When it runs out of things to 
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do, it checks to see if it has any time left, and if so it picks a non time-critical 
operator to execute. A simple round robin scheduling algorithm is used. Just 
before the end of the base period, the currently running operator is interrupted 
and the resumption point for the operator is saved. The interrupt is given 
sufficiently long before the end of the base· period so that the currently running . 
operator will have enough time to get out of any critical sections it may have 
entered. The only critical sections in the system are in the buffering primitives for 
reading values from data streams and writing values into data streams. These 
critical sections are short, and have fixed upper bounds on their execution times. 
The debugging facilities are fairly conventional. BreakI?oints can be attached 
to operators, and can be conditional with respect to a PSDL predicate. Selected 
inputs or outputs of an operator can be traced, resulting in a display of the values 
and their associated arrival or departure times. Commands for inserting and delet-
ing values in data streams are provided. The facilities for gathering statistics 
include commands for m~nitoring both frequencies and timing information. Fre-
quency statistics include the number of values that pass down a data stream, the 
number of times an operation fires, the number of times an exception occurs, etc. 
Timing statistics include minimum, average, standard deviation, and maximum 
times for the execution, response, or interval between firing of an operator. These 
statistics are intended primarily for feasibility and performance studies. 
S. Conclusions 
There are many aspects of software requirements which can be most 
effectively validated by user inspection of a running prototype, such as the 
appropriateness of a given user interface, or the correct description of an existing 
hardware interface. Executing prototypes of the novel or difficult parts of a com-
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plicated system can significantly increase the confidence that the system can in 
fact be built, before significant resources have been committed to the development 
effort. Cost estimates can be improved by using a prototype, since the cost of 
designing the intended system is usually proportional to the cost of the rapid pro-
totype. Performance ·bottlenecks can be found during the execution of the proto-
type by collecting statistics on module execution· frequencies. 
Our initial investigation leads us to conclude that an execution support sys-
tem for PSDL is feasible, and that such a software tool is currently the most prac-
tical way to support rapid prototyping for real-time systems. This together with 
the features of PSDL for large scale software design makes PSDL a good candi-
date for inclusion in an advanced Ada programming environment. At the current 
point in time, we have a conceptual design for the PSDL execution support sys-
tem, and the implementation of the PSDL translator is under way. 
The PSDL language, its associated methodology, and programming environ-
ment apply well to the design of Ada software systems. The demand for large 
scale Ada software systems is increasing dramatically. Real time systems have 
particularly strict requirements on accuracy and precision. A rapid prototyping 
environment for creating and modifying an· executable prototype is needed. The 
design of PSDL, its prototyping methodology, and the use of reusable components 
from a software base make highly automated software tools practical. An experi-
enced PSDL user should be able to rapidly construct a prototype significantly fas-
ter than an experienced Ada-user. 
The use of PSDL for prototype construction should be much easier and 
· simpler than the direct use of Ada. PSDL has selected and transformed all the 
good language features of Ada primitive constructs into a small and a simple set 
of PSDL language constructs which is convenient for the designer. It is simpler to 
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describe the structure of a system and the relation between system components in 
PSDL than in Ada since PSDL allows a designer express his thoughts at a 
specification or a design level. The abstractions of PSDL are tailored to describ-
ing real-time systems, and allow the designer to express his thoughts clearly and 
quickly by eliminating rnany lower level details from his consideration. The com-
putational model of PSDL forces all interactions between models to be explicit. 
All state variables are local to some component, thus confining the effects of state 
changes. This helps designer understanding by eliminating hidden interactions on 
the large scale, while allowing the efficiencies of imperative programming inside 
individual components. The important points are that the software tools and the 
prototyping methodology of PSDL lead to a well structured prototype and that 
the resulting PSDL prototype is executable. PSDL components can be mapped 
into Ada directly. Ada is a large and powerful programming language. It is a 
good underlying programming or an implementation language for PSDL. How-
ever, it is too hard and too cumbersome to use as a design language. The mapping 
between PSDL and Ada and the use of the reusable Ada components are the keys 
to making PSDL prototypes executable and useful in large Ada projects. 
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